



UNITED STATES PATENT AND TRADEMARK OFFICE

9/14  
UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER OF PATENTS AND TRADEMARKS  
Washington, D.C. 20231  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/023,849	12/21/2001	Atsushi Yagishita	04329.1949-01000	4501

22852 7590 03/31/2003

FINNEGAN, HENDERSON, FARABOW, GARRETT & DUNNER  
LLP  
1300 I STREET, NW  
WASHINGTON, DC 20005

EXAMINER

ROSE, KIESHA L

ART UNIT	PAPER NUMBER
----------	--------------

2822

DATE MAILED: 03/31/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

**Office Action Summary**

Application No.

10/023,849

Applicant(s)

YAGISHITA ET AL.

Examiner

Kiesha L. Rose

Art Unit

2822

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 21 December 2001.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☐ Claim(s) \_\_\_\_\_ is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 30-38 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 21 December 2001 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- 11) ☐ The proposed drawing correction filed on \_\_\_\_\_ is: a) ☐ approved b) ☐ disapproved by the Examiner.
- If approved, corrected drawings are required in reply to this Office action.
- 12) ☐ The oath or declaration is objected to by the Examiner.

**Priority under 35 U.S.C. §§ 119 and 120**

- 13) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.
- 14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).
- a) ☐ The translation of the foreign language provisional application has been received.
- 15) ☒ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) 2.
- 4) ☐ Interview Summary (PTO-413) Paper No(s). \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

## **DETAILED ACTION**

This Office Action is in response to the filing of the application.

### ***Drawings***

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the insulating film formed on the bottom and side surface of the gate wiring layer, the gate electrode and gate wiring layer having a bottom surface lower than the source and drain diffusion layer, gate electrode, gate wiring layer, source electrode and drain electrode having an upper surface level equal to each other, the gate wiring layer connected to the device isolation insulating film and the gate electrode and a connection wire connected to either the gate, source or drain electrode or the gate wiring layer and having an upper surface lower than the device isolation insulating film must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

The drawings are objected to as failing to comply with 37 CFR 1.84(p)(4) because reference character "6" has been used to designate both diffusion layer and silicide in Fig. 2b. A proposed drawing correction or corrected drawings are required in

Art Unit: 2822

reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

### ***Specification***

The abstract of the disclosure is objected to because it discloses the method of manufacturing a semiconductor device and the invention being claimed is a semiconductor device. Correction is required. See MPEP § 608.01(b).

### ***Claim Rejections - 35 USC § 112***

Claims 30-36 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claims 30-36 disclose an insulating layer formed on the bottom surface and side surface of the gate wiring layer, it is unclear how that is suppose to be formed since the drawings do not disclose this limitation, the gate electrode, gate wiring layer, source and drain electrodes having an upper surface lower than or equal to the upper surface of the device isolation insulating film, it is unclear how the gate wiring layer is going to have an upper surface equal to or lower than the device isolation film if it is connected to the device isolation film, it is also unclear how the gate wiring layer and gate electrode have a bottom surface lower than the source and drain diffusion layers since the drawings do not disclose this limitation and how is the wiring layer having a bottom surface lower if it is formed on the device isolation and the gate electrode, in addition it is also unclear how the gate electrode, gate wiring and source

Art Unit: 2822

and drain electrodes could have upper levels equal to each other if the gate wiring layer is formed on the gate electrode it would always be higher than the gate electrode and it is unclear how the connection wiring is formed on either the gate electrode, gate wiring layer or source and drain electrodes and have an upper surface equal to or lower than the device isolation layer.

Claims 37-38 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claims 37-38 disclose a pair of thin films formed on the sides of the gate wiring layer, it is unclear what the thin films are or what they are made of and in addition the claimed limitation as shown in the drawings is etched away so therefore there is not thin film in the final product.

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 30-36, as far as understood, are rejected under 35 U.S.C. 102(e) as being anticipated by Hsu et al. (U.S. Patent 5,482,888).

Hsu discloses a transistor (Fig. 2h) that contains a substrate (40), a device isolation insulating film (54) formed on one major surface of the substrate, a gate electrode (56) formed on one major surface of substrate with an insulating film (55/58) formed on the bottom and side surface of the gate electrode, a gate wiring layer (55) formed on device isolation insulating film and connected to the gate, a source diffusion layer (64), a drain diffusion layer (66), a source electrode (60) and a drain electrode (62).

Claims 37 and 38, as far as understood, is rejected under 35 U.S.C. 102(e) as being anticipated by Applicant's Prior Art.

Applicant's Prior Art (Fig. 2b) discloses a semiconductor device that contains a substrate (1), a gate wiring layer (3) formed on one major surface of the substrate, an insulating film (2/10) formed between the substrate and gate wiring layer and on the side surface of the gate wiring layer, a gate sidewall (4) formed on the side surface of the gate wiring layer made of an insulator.

### ***Conclusion***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kiesha L. Rose whose telephone number is 703-605-4212. The examiner can normally be reached on M-F 8:30-6:00 off 1st Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 703-308-4905. The fax phone numbers

Art Unit: 2822

for the organization where this application or proceeding is assigned are 703-308-7722 for regular communications and 703-308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

KLR

KLR

March 17, 2003

  
AMIR ZARABIAN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800